(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization

International Bureau





(43) International Publication Date 11 March 2004 (11.03.2004)

(10) International Publication Number WO 2004/020706 A1

(SE). MAGNUSSON, Björn [SE/SE]; Konsistorie-

gatan 20, S-582 34 Linköping (SE). VEHANEN, Asko [FI/FI]; Masurbjörksgränden 14, FIN-02130 Esbo (FI). STEPHANI, Dietrich [DE/DE]; Hans-Birkmayr-Str.

7, D-91088 Bubenreuth (DE). MITLEHNER, Heinz

(51) International Patent Classification7: C30B 29/36, H01L 29/12

(21) International Application Number:

PCT/SE2003/001309

(22) International Filing Date: 22 August 2003 (22.08.2003)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data: 0202585-6

30 August 2002 (30.08.2002) SE

(71) Applicants (for all designated States except US): OK-METIC OYJ [FI/FI]; P.O. Box 44, FIN-01301 Vantaa (FI). SICED ELECTRONICS DEVELOPMENT GMBH & CO. KG [DE/DE]; Paul-Gossen-Strasse 100, P.O. Box 3220, D-91052 Erlangen (DE).

[DE/DE]; Dantigerstr. 1a, D-91080 Uttenreuth (DE). FRIEDRICHS, Peter [DE/DE]; Trienter Str. 26, D-90475 Nümberg (DE).

(74) Agent: STRÖM & GULLIKSSON IP AB; Wallenbergs gata 4, S-583 35 Linköping (SE).

(81) Designated States (national): JP, US.

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

Published:


with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(72) Inventors; and

(75) Inventors/Applicants (for US only): ELLISON, Alexandre [FR/SE]; Drabantgatan 45, S-582 14 Linköping

(54) Title: LIGHTLY DOPED SILICON CARBIDE WAFER AND USE THEREOF IN HIGH POWER DEVICES



(57) Abstract: The first object of this invention is a method to fabricate SiC wafers from lightly doped n- or p-type crystals having a quality such that these wafers can be used as the base layer of high voltage power devices. This method enables a lower cost solution than the conventional CVD growth of a thick lightly doped layer on a low resistivity SiC substrate. The second object of the invention is a novel semiconductor structure able to block very high voltages. Instead of using a highly doped substrate, which in the case of a vertical power device represents an unnecessary additional resistance, the device of the invention uses a lightly doped wafer as n-drift zone.

